

MICRO LOGIC CORP.



HACKENSACK, NJ

# 8086 & 8088

## MICROPROCESSOR INSTANT REFERENCE CARD

MICRO  
CHART®

### Hex to Instruction Conversion

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	ADD byte	ADD word	ADD 8X byte	ADD 9X word	ADD ALI	ADD AX,II	PUSH ES	POP ES	OR X8 byte	OR X9 word	OR 8X byte	OR 9X word	OR ALI	OR AX,II	PUSH CS	POP CS
1	ADC byte	ADC word	ADC 8X byte	ADC 9X word	ADC ALI	ADC AX,II	PUSH SS	POP SS	SBB X8 byte	SBB X9 word	SBB 8X byte	SBB 9X word	SBB ALI	SBB AX,II	PUSH DS	POP DS
2	AND X8 byte	AND X9 word	AND 8X byte	AND 9X word	AND ALI	AND AX,II	SEG =ES	DAA	SUB X8 byte	SUB X9 word	SUB 8X byte	SUB 9X word	SUB ALI	SUB AX,II	SEG =CS	DAS
3	XOR X8 byte	XOR X9 word	XOR 8X byte	XOR 9X word	XOR ALI	XOR AX,II	SEG =SS	AAA	CMP X8 byte	CMP X9 word	CMP 8X byte	CMP 9X word	CMP ALI	CMP AX,II	SEG =DS	AAS
4	INC AX	INC CX	INC DX	INC BX	INC SP	INC BP	INC SI	INC DI	DEC AX	DEC CX	DEC DX	DEC BX	DEC SP	DEC BP	DEC SI	DEC DI
5	PUSH AX	PUSH CX	PUSH DX	PUSH BX	PUSH SP	PUSH BP	PUSH SI	PUSH DI	POP AX	POP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP DI
6																
7	JO	JNO	JC/JB	JNC/JNB	JE	JNE	JBE	JNBE	JS	JNS	JPE	JPO	JL	JNL	JLE	JNLE
8	AX	BX	AX	CX	TEST 8X byte	TEST 9X word	XCHG 8X byte	XCHG 9X word	MOV X8 byte	MOV X9 word	MOV 8X byte	MOV 9X word	MOV XL	LEA X8 byte	MOV MX	POP OX
9	NOP	XCHG AX,CX	XCHG AX,DX	XCHG AX,BX	XCHG AX,SP	XCHG AX,BP	XCHG AX,SI	XCHG AX,DI	CBW	CWD	CALL aaa	WAIT	PUSHF	POPF	SAHF	LAHF
A	MOV AL,aa	MOV AX,aa	MOV aa,AL	MOV aa,AX	MOVS byte	MOVS word	CMPS byte	CMPS word	TEST ALI	TEST AX,II	STOS byte	STOS word	LODS byte	LODS word	SCAS byte	SCAS word
B	MOV ALI	MOV CL,I	MOV DL,I	MOV BL,I	MOV AH,I	MOV CH,I	MOV DH,I	MOV BH,I	MOV AX,II	MOV CX,II	MOV DX,II	MOV BX,II	MOV SP,II	MOV BP,II	MOV SI,II	MOV DI,II
C			RET ii	RET	LES 9X rr,dw	LDS 9X rr,dw	MOV 8X x,i	MOV 9X x,ii			RET ii	RET	INT 3	INT i	INTO	IRET
D	DX	EX	FX	GX	AAM (D4,0A)	AAD (D5,0A)		XLAT	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
E	LOOPNZ	LOOPZ	LOOP	JCXZ	IN ALI	OUT AX,I	IN I,AL	OUT I,AX	CALL dd	JMP dd	JMP aaaa	JMP d	IN AL,DX	AX,DX	DX,AL	DX,AX
F	LOCK		REPNE	REP	HLT	CMC	HX	IX	CLC	STC	CLI	STI	CLD	STD	JX	KX

JNBE	N Jump if not below nor equal - unsigned
JNC	N Jump if no carry - If CF=0
JNE	N Jump if not equal - If ZF=0
JNG	N Jump if not greater - signed
JNGE	N Jump if not greater nor equal - signed
JNL	N Jump if not less - signed
JNLE	N Jump if not less nor equal - signed
JNO	N Jump if no overflow - If OF=0
JNP	N Jump if not parity - If PF=0
JNS	N Jump if not sign - If SF=0
JNZ	N Jump if not zero - If ZF=0
JO	N Jump if overflow - If OF=1
JP	N Jump if parity - If PF=1
JPE	N Jump if parity even - If PF=1
JPO	N Jump if parity odd - If PF=0
JS	N Jump if sign - If SF=1
JZ	N Jump if zero - If ZF=1
LAHF	N Load AH from low byte of flags
LDS	N Load pointer using DS - A double word pointer located in memory is moved into a register (first word) and register DS (second word)
LEA	N Load effective address - The address (offset from beginning of segment) of the source operand (as opposed to its value) is loaded into a register
LES	N Load pointer using ES - Similar to LDS
LOCK	N Lock bus - A prefix causing CPU to assert LOCK signal during execution of prefixed instruction
LODS	N Load string - Loads byte or word pointed to by SI into AL or AX and updates SI by 1 or 2 accordingly
LOOP	N Loop - Decrement CX by one and jump if CX not zero
LOOPE	N Loop while equal - Decrement CX and jump if CX not zero and ZF=1
LOOPNE	N Loop while not equal - Same as LOOPE
LOOPNZ	N Loop while not zero - Decrement CX and jump if CX not zero and ZF=0
LOOPFZ	N Loop while zero - Same as LOOPE
MOV	N Move - Moves to destination from source
MOVS	N Move string - Moves byte or word pointed to by SI to location pointed to by DI and updates pointers by 1 or 2 accordingly
MOVSB	N Move string byte - See MOVS
MOVSW	N Move string word - See MOVS
MUL	N Multiply unsigned - See IMUL
NEG	N Negate - two's complement (multiply by -1)
NO	N No operation
NOT	N Logical NOT - one's complement
OR	N Logical OR (clears CF, OF)
OUT	N Output to port
POP	N Pop word from stack - SP increases after access
POPF	N Pop flags from stack
PUSH	N Push word onto stack - SP decreases first
PUSHF	N Push flags onto stack
RCL	N Rotate thru carry left - by 1 or by CL
RCR	N Rotate thru carry right - by 1 or by CL
REP	N Repeat prefix - See below
RET	N Return from procedure - Not for use with interrupt procedures - Optional pop-value (usually even ii) is added to SP to jump passed parameters
ROL	N Rotate left - by 1 or by CL - CF = LSB of result
ROR	N Rotate right - by 1 or by CL - CF = MSB of result
SAHF	N Store AH into low byte of flags
SAL	N Shift arithmetic left - zero fill - by 1 or by CL - CF = last bit shifted out
SAR	N Shift arithmetic right - sign extension - by 1 or by CL - CF = last bit shifted out - note that negative numbers are rounded differently from IDIV by 2
SBB	N Subtract with borrow - destination minus source
SCAS	N Scan string - Compares AL or AX with byte or word pointed to by DI and updates DI by 1 or 2 accordingly - JG, for example, will jump if AL or AX is greater than string element
SHL	N Shift logical left - Same as SAL
SHR	N Shift logical right - zero fill - by 1 or by CL - CF = last bit shifted out
STC	N Set carry flag
STD	N Set direction flag - Prepares for auto decrement of SI and DI during string operation
STI	N Set interrupt-enable flag - enables interrupts after next instruction
STOS	N Store string - Stores AL or AX into location pointed to by DI and updates DI by 1 or 2 accordingly
SUB	N Subtract - destination minus source
TEST	N Test by logical AND - affects only flags (also clears CF, OF)
WAIT	N CPU enters WAIT state
XCHG	N Exchange - switches contents of destination and source
XLAT	N Translate - Replaces AL with a byte from a table pointed to by BX. AL initially gives the position in the table. The first element is at position 0
XOR	N Logical Exclusive-OR - Differing bits yield one - Like bits yield zero (clears CF, OF)
REPEAT INSTRUCTIONS	
REP LODS	Repeats LODS CX times (1) - N4 cycles for bytes, P4 for words
REP MOVS	Repeats MOVS CX times (1) - F4 cycles for bytes, G4 for words
REP STOS	Repeats STOS CX times (1) - H4 cycles for bytes, I4 for words
REPE CMPS	Repeats CMPS until strings mismatch but not more than CX times (1) - J4 cycles for bytes, K4 for words
REPE SCAS	Repeats SCAS until AL or AX matches string but not more than CX times (1) - L4 cycles for bytes, M4 for words
REPNE CMPS	Repeats CMPS until strings match but not more than CX times (1) - J4 cycles for bytes, K4 for words
REPNE SCAS	Repeats SCAS until AL or AX matches string but not more than CX times (1) - L4 cycles for bytes, M4 for words
REPNZ CMPS	Same as REPNE CMPS
REPNE SCAS	Same as REPNE SCAS
REPZ CMPS	Same as REPNE CMPS
REPZ SCAS	Same as REPNE SCAS
(1) CX is decremented each time. DI (and SI) end up pointing one position past end of string(s) or past first point of match/mismatch. ZF does not have to be setup before using these instructions.	

### Miscellaneous Notes

**COMPATIBILITY:** The 8086 and 8088 are 100% compatible in machine and assembly languages.

**SEGMENTS:** Memory segments are 64K byte sections of the full megabyte space. Four segments are assigned to code, stack, data, and extra data. Their physical location is given by their respective registers (CS, SS, DS, ES) times 16. Locations within a segment are specified by a 16-bit offset (or logical) address relative to the beginning of the segment.

**ALIGNMENT:** On both processors, words can start at even or odd addresses. However, on the 8086, each load or store of an odd aligned word adds 4 cycles to execution time. 8086 programs should at least align the stack.

**DESTINATION (I) SOURCE:** Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION, SOURCE.

**BYTE ORDER:** Two byte and two word values, displacements, and addresses in code, stack, jump-table, and data areas are stored with least significant half at lower address.

**RELATIVE JUMPS:** The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction.

**STRING POINTERS:** For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

**BP FOR STACK:** When register BP is specified in an instruction, the variable is assumed to reside in the STACK segment.

**RESERVED PORTS:** Ports 0F0H thru 0FFFH of the 84C I/O locations are reserved for Intel products.

**INTERRUPT NOTES:** When a segment register and another value must be updated together without the possibility of an interrupt interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value. Interrupts are not recognized immediately after a move to segment register, POP segment register, or prefix instruction. Interrupts are accepted and handled properly during repeated string operations provided additional prefixes are not used (and assuming there are no algorithmic conflicts with string data). The NMI and INTR interrupt lines are respectively edge and level triggered.

**RESET:** A hardware Reset sets CS=FFFF, DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFFH.

**ROTATES AND SHIFTS:** All single-bit rotates and shifts set OF=1 if the MSB (sign bit) is changed by the operation. If the sign bit retains its original value, OF is cleared. OF is undefined after multi-bit operations.

**PARITY FLAG:** The parity flag reflects the parity of only the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

**BCD TERMS:** Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte. Unpacked BCD + 30H yields ASCII.

**LOGICAL INSTRUCTIONS:** AND, OR, TEST, and XOR instructions clear the OF and CF flags.

**SEGMENT OVERRIDE EXCEPTIONS:** A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed as if one of the three alternatives to the default segment except for stack operations; string destinations; and instruction fetches.

**DERIVATION:** This card is based on Intel publications.

**About the Tables**

**FLAG CODES TABLE:** In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation.

**INSTRUCTION DESCRIPTION TABLE:** The single letter column corresponds to the leftmost column of the FLAG CODES table.

**HEX COLUMN OF INSTRUCTION SET:** Non-Hex values for the second byte refer to sections of the

**SECOND BYTE TABLE (see below).** Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if applicable.

**CYCLE CODES TABLE:** These codes refer to the CYCLE CODES table.

**CYCLE CODES TABLE:** Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times differ, the 8086 time is given first and the 8088 is given on the next line. A '+' terminator indicates to add calculation time for the effective address per section "7" of the SECOND BYTE TABLE. For the 8088, the number in parenthesis applies when word data is at an odd address. 8086 times assume the stack at an even address. A '-' indicates a min to max range. X,Y are times for FAILURE/SUCCESS. Note that several factors can increase execution time over the figures shown. A series of fast executing instructions can drain the instruction queue and increase execution time; and instruction prefetch can conflict with memory data access also increasing execution time. The actual time for a code sequence is claimed to typically be within 5-10% of the theoretical time although in special cases it can be much more. For the 8088, instruction alignment can affect speed in some cases but usually not substantially.

**SECOND BYTE TABLE:** This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as BX, X8, X9, MX, IX, X8, for example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section 9. (Section 9 is located below number matrix.) The machine code is then found at the intersection. X0 sends you to X for the ONLY operand and section 9 for the machine code. For disassembly, first find the machine code in the number matrix and determine the instruction from the associated points in the indicated sections. When assembling, make sure register values are taken from the bottom part of section X while register pointers are taken from the upper parts.

**HEX TO INSTRUCTION TABLE:** To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry. On the second line, two-character codes refer to registers.

**ADDRESSING COLUMN OF INSTRUCTION SET:**

- r = byte register
- i = word register
- l = immediate byte value
- d = immediate word value
- dd = immediate signed word displacement
- aa = immediate two byte address (offset from segment start) (address can be of byte or word)
- aaaa = immediate four byte address (2 byte offset followed by 2 byte segment address/16)
- m = memory byte specified by memory pointers of section X of SECOND BYTE TABLE
- mm = memory word specified by memory pointers of section X of SECOND BYTE TABLE (With CALL or JMP instructions memory has 2 byte offset from segment start of point to go to.)
- x = reg or mem byte
- xx = reg or mem word
- sr = segment register
- dw = memory double-word specified by memory pointers of section X of SECOND BYTE TABLE
- ws = within segment
- as = another segment
- 0 = data in mem

Where 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

### Instruction Description

**Flag Codes**

A = A C O U P U S U Z  
B = A U C U O U P S Z  
C = A C O P S Z  
D = A U C O P S Z  
E = EVERY FLAG  
F = NO OTHERS  
G = A O P S Z  
H = C  
I = I  
J = A C P S Z  
K = A U C U O U P U S U Z  
L = A U C O P U S U Z  
M = A C O U P S Z  
N = NONE

**Flags**

A = Aux carry flag  
C = Carry flag  
D = Direction flag  
I = Interrupt enable  
O = Overflow flag  
P = Parity flag  
S = Sign flag  
T = Trap flag  
Z = Zero flag

### Registers

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL
SP	STACK POINTER	
BP	BASE POINTER	
SI	SOURCE INDEX	
DI	DESTINATION INDEX	
IP	INSTRUCTION PNTR	
F	---ODITSZ-A-P-C	
CS	CODE SEGMENT	
DS	DATA SEGMENT	
SS	STACK SEGMENT	
ES	EXTRA SEGMENT	

### Intentionally Blank

IN N Input from port  
INC G Increment by one  
INT I Interrupt - Activates 1 of 256 interrupt routines by software (clears IF, TF) (As with hardware int, flags are saved on stack)  
INTO N Interrupt if overflow - If OF=1 then INT 4 (clears IF, TF if successful)  
IRET E Interrupt return - Returns from interrupt procedure whether activated by hardware or software (flags are restored from stack)  
JA N Jump if above - unsigned  
JAE N Jump if above or equal - unsigned  
JB N Jump if below - unsigned  
JBE N Jump if below or equal - unsigned  
JC N Jump if carry - If CF=1  
JCCX N Jump if CX register zero  
JE N Jump if equal - If ZF=1  
JG N Jump if greater - signed  
JGE N Jump if greater or equal - signed  
JL N Jump if less - signed  
JLE N Jump if less or equal - signed  
JMP N Jump unconditionally  
JNA N Jump if not above - unsigned  
JNAE N Jump if not above nor equal - unsigned  
JNB N Jump if not below - unsigned

All mnemonics copyright Intel Corporation 1978



Instruction Set				ESC	5,mm	DD,XN	B2	MOV	s,r,mm	8E,MM	G3	SAL	r,1	D0,X4	V1	
INST	ADDR	HEX	C	ESC	7,mm	DF,XN	B2	MOV	m,r,mm	8C,XL	P1	SAL	rr,1	D1,X4	W1	
AAA	none	37	M2	HLT	none	F4	P1	MOVSB	byte	A4	H3	SAL	r,CL	D2,X4	S3	
AAD	none	D5	O4	IDIV	r	F6,X7	C2	MOVS	word	A5	I3	SAL	rr,CL	D3,X4	S3	
AAM	none	D4	M1	IDIV	m	F6,X7	D2	MOVSB	none	A4	H3	SAL	mm,CL	D3,X4	E4	
AAS	none	3F	M2	IDIV	rr	F7,X7	A2	MOVSW	none	A5	I3					
ADC	r,r	10,X8	D1	IDIV	mm	F7,X7	E4					SAR	r,1	D0,X7	P1	
ADC	m,r	10,X8	E1									SAR	rr,1	D0,X7	V1	
ADC	rr,rrr	11,X9	D1	IMUL	r	F8,X5	G2	MUL	r	F6,X4	J3	SAR	mm,1	D1,X7	P1	
ADC	mm,rr	11,X9	F1	IMUL	rr	F8,X5	H2	MUL	rr	F7,X4	L3	SAR	mm,CL	D1,X7	W1	
ADC	r,m	12,X8	G1	IMUL	rr	F7,X5	I2	MUL	mm	F7,X4	C4	SAR	r,1	D2,X7	S3	
ADC	rr,mm	13,X9	H1	IMUL	mm	F7,X5	B4					SAR	rr,CL	D2,X7	T3	
ADC	r,i	80,X2	I1					NEG	r	F6,X3	D1	SAR	mm,CL	D3,X7	S3	
ADC	rr,i	81,X2	A1	IN	AL,i	E4	K2	NEG	mm	F6,X3	E1	SAR	mm,CL	D3,X7	E4	
ADC	mm,ii	81,X2	J1	IN	AX,i	E5	L2									
ADC	rr,i	83,X2	A1	IN	AL,Dx	ED	M2	NEG	mm	F7,X3	F1	SBB	r,r	18,X8	D1	
ADC	mm,ii	83,X2	J1	IN	AX,Dx	EC	N2					SBB	mm,rr	18,X8	E1	
ADC	AL,i	14	A1	INC	m	FE,X0	V1	NOP	none	90	D1	SBB	rr,rrr	19,X9	D1	
ADC	AX,ii	15	A1	INC	mm	FF,X0	W1					SBB	mm,rrr	19,X9	F1	
				INC	AL	FE,C0	D1	NOT	r	F6,X2	D1	SBB	r,m	1A,X8	G1	
ADD	r,r	00,X8	D1	INC	DL	FE,C1	D1	NOT	mm	F7,X2	D1	SBB	r,i	80,X3	A1	
ADD	m,r	00,X8	E1	INC	BL	FE,C2	D1	NOT	mm	F7,X2	F1	SBB	rr,i	80,X3	I1	
ADD	rr,rr	01,X9	D1	INC	BL	FE,C3	D1					SBB	rr,i	81,X3	A1	
ADD	mm,rr	01,X9	F1	INC	CH	FE,C4	D1	OR	r,r	08,X8	D1	SBB	mm,ii	81,X3	J1	
ADD	r,m	02,X8	G1	INC	AH	FE,C5	D1	OR	m,r	08,X8	E1	SBB	mm,ii	81,X3	J1	
ADD	rr,mm	03,X9	H1	INC	BH	FE,C6	D1	OR	rr,rrr	09,X9	F1	SBB	mm,i	83,X3	J1	
ADD	r,i	80,X0	A1	INC	DH	FE,C7	D1	OR	mm,rr	09,X9	F1	SBB	AL,i	1C	A1	
ADD	m,i	80,X0	I1	INC	AX	40	D1	OR	r,m	0A,X3	G1	SBB	AX,ii	1D	A1	
ADD	rr,i	81,X0	A1	INC	CX	41	D1	OR	rr,mm	0B,X9	H1					
ADD	mm,ii	81,X0	J1	INC	DX	42	D1	OR	r,i	80,X1	A1	SCAS	byte	AE	U2	
ADD	mm,j	83,X0	A1	INC	BX	43	D1	OR	r,i	80,X1	I1	SCAS	word	AF	Z3	
ADD	mm,j	83,X0	J1	INC	SP	44	D1	OR	rr,ii	81,X1	A1	SEG				
ADD	AL,i	04	A1	INC	BP	45	D1	OR	mm,ii	81,X1	J1	CS:	prfx	2E	P1	
ADD	AX,ii	05	A1	INC	SI	46	D1	OR	AL,i	0C	A1	DS:	prfx	3E	P1	
				INC	DI	47	D1	OR	AX,ii	0D	A1	ES:	prfx	26	P1	
												SS:	prfx	36	P1	
AND	rr	20,X8	D1	INT	3	CC	O2	OUT	i,AL	E6	K2					
AND	rr	20,X8	E1	INT	21,X9	CD	P2	OUT	i,AX	E7	L2	SHL	r,1	D0,X4	V1	
AND	mm,rr	21,X9	F1	INTO	none	CE	Q2	OUT	DX,AL	E6	M2	SHL	mm,1	D0,X4	P1	
AND	r,m	22,X8	G1	IRET	none	CF	R2	OUT	DX,AX	EF	N2	SHL	rr,1	D1,X4	P1	
AND	rr,mm	23,X9	H1									SHL	mm,1	D1,X4	W1	
AND	r,i	80,X4	A1	JA	d	77	S2	POP	mm	8F,X0	N3	SHL	r,CL	D2,X4	S3	
AND	m,i	80,X4	I1	JAE	d	73	S2	POP	AX	58	O3	SHL	r,CL	D2,X4	T3	
AND	rr,i	81,X4	A1	JB	d	72	S2	POP	CX	59	O3	SHL	rr,CL	D3,X4	S3	
AND	mm,ii	81,X4	J1	JBE	d	76	S2	POP	DX	5A	O3	SHL	mm,CL	D3,X4	E4	
AND	AL,i	24	A1	JC	d	72	S2	POP	BX	5B	O3					
AND	AX,ii	25	A1	JCXZ	d	E3	T2	POP	SP	5C	O3	SHR	r,1	D0,X5	P1	
CALL	dd	E8	K1	JE	d	74	S2	POP	BP	5D	O3	SHR	r,1	D0,X5	V1	
CALL	rr	FF,X2	L1	JGE	d	7F	S2	POP	SI	5E	O3	SHR	rr,1	D1,X5	P1	
CALL	mm,rr	FF,X2	M1	JLE	d	70	S2	POP	DI	5F	O3	SHR	mm,1	D1,X5	W1	
CALL	aaaa	9A	N1	JL	d	7E	S2	POP	ES	07	O3	SHR	r,CL	D2,X5	S3	
CALL	dw	FF,X3	O1	JMP	d	EB	U2	POP	CS	0F	O3	SHR	r,CL	D2,X5	T3	
				JMP	d	EB	U2	POP	SS	17	O3	SHR	rr,CL	D3,X5	S3	
				JMP	dd	E9	U2	POP	DS	1F	O3	SHR	mm,CL	D3,X5	E4	
CBW	none	98	P1	JMP	rr	FF,X4	V2					STC	none	F9	P1	
CLC	none	F8	P1	JMP	mm	FF,X4	W2	POPF	none	9D	O3	STD	none	FD	P1	
CLE	none	FC	P1	JMP	aaaa	EA	U2					STI	none	FB	P1	
CLI	none	FA	P1	JMP	dw	FF,X5	X2	PUSH	mm	FF,X6	P3	STOS	byte	AA	V2	
CMC	none	F5	P1	JNA	d	76	S2	PUSH	AX	50	O3	STOS	word	AB	A2	
				JNAE	d	72	S2	PUSH	CX	51	O3					
CMP	r,r	38,X8	D1	JNB	d	73	S2	PUSH	DX	52	O3					
CMP	m,r	38,X8	G1	JNBE	d	77	S2	PUSH	BX	53	O3	SUB	r,r	28,X8	D1	
CMP	rr,rrr	39,X9	D1	JNC	d	73	S2	PUSH	SP	54	O3	SUB	m,r	28,X8	E1	
CMP	mm,rr	39,X9	H1	JNE	d	75	S2	PUSH	BP	55	O3	SUB	rr,rr	29,X9	D1	
CMP	r,m	3A,X8	G1	JNG	d	7E	S2	PUSH	SI	56	O3	SUB	mm,rr	29,X9	F1	
CMP	rr,mm	39,X9	H1	JNGE	d	7C	S2	PUSH	DI	57	O3	SUB	r,m	2A,X8	G1	
CMP	r,i	80,X7	A1	JNL	d	7D	S2	PUSH	ES	06	R3	SUB	rr,i	28,X5	A1	
CMP	mm,ii	80,X7	O1	JNLE	d	7F	S2	PUSH	CS	0E	R3	SUB	r,i	80,X5	A1	
CMP	rr,i	81,X7	A1	JNO	d	71	S2	PUSH	SS	16	R3	SUB	mm,i	80,X5	I1	
CMP	mm,ii	81,X7	R1	JNP	d	7B	S2	PUSH	DS	1E	R3	SUB	rr,ii	81,X5	A1	
CMP	rr,i	83,X7	A1	JNS	d	79	S2					SUB	mm,ii	81,X5	J1	
CMP	mm,j	83,X7	R1	JNZ	d	75	S2	PUSHF	none	9C	R3	SUB	mm,i	81,X5	A1	
CMP	AL,i	3C	A1	JO	d	70	S2					SUB	mm,i	83,X5	J1	
CMP	AX,ii	3D	A1	JPE	d	7A	S2	RCL	r,1	D0,X2	P1	SUB	AL,i	2C	A1	
				JPF	d	7A	S2	RCL	mm,1	D0,X2	V1	SUB	AX,ii	2D	A1	
				JPE	d	7A	S2	RCL	rr,1	D1,X2	P1					
CMPS	byte	A6	S1	JPO	d	7B	S2	RCL	mm,1	D1,X2	W1	TEST	r,r	84,X8	D1	
CMPS	word	A7	T1	JS	d	7B	S2	RCL	r,CL	D2,X2	S3	TEST	r,r	84,X8	G1	
CWD	none	99	U1	JZ	d	74	S2	RCL	r,CL	D2,X2	T3	TEST	rr,mm	85,X9	D1	
								RCL	rr,CL	D3,X2	S3	TEST	rr,mm	85,X9	H1	
DAA	none	2F	A1	LAHF	none	9F	A1	RCL	rr,CL	D3,X2	E4	TEST	r,i	86,X0	F1	
				LDS	rr,dw	C5,X9	Y2					TEST	rr,i	F6,X0	F2	
DEC	m	FE,X1	V1	LEA	rr,dw	80,X9	Z2	RCR	r,1	D0,X3	P1	TEST	rr,ii	F7,X0	U1	
DEC	mm	FF,X1	W1	LES	rr,dw	CA,X9	Y2	RCR	mm,1	D0,X3	V1	TEST	mm,ii	F7,X0	J2	
DEC	AL	FE,C8	D1	LOCK	prfx	F0	P1	RCR	rr,1	D1,X3	P1	TEST	AL,i	A8	A1	
DEC	CL	FE,C9	D1	LDS	word	AD	C3	RCR	mm,1	D1,X3	W1	TEST	AX,ii	A9	A1	
DEC	DL	FE,CA	D1	LOOP	d	E2	D3	RCR	r,CL	D2,X3	S3					
DEC	BL	FE,CB	D1	LOOPE	d	E1	T2	RCR	rr,CL	D2,X3	T3	WAIT	none	9B	M3	
DEC	AH	FE,CC	D1	LOOPZ	d	E1	T2	RCR	rr,CL	D3,X3	S3					
DEC	CH	FE,CD	D1	LOOPNZ	d	E0	E3					XCHG	r,r	86,X8	A1	
DEC	DH	FE,CE	D1	LOOPNE	d	E0	E3					XCHG	r,m	86,X8	I1	
DEC	BH	FE,CF	D1					REP	prfx	F3	P1	XCHG	rr,rr	87,X9	J1	
DEC	AX	48	D1	MOV	r,r	88,X8	P1	REPZ	prfx	F3	P1	XCHG	AX,CX	91	D1	
DEC	DX	4A	D1	MOV	m,r	89,X9	G1	REPNE	prfx	F2	P1	XCHG	AX,DX	92	D1	
DEC	BX	4B	D1	MOV	mm,rr	89,X9	H1	REPZ		F2	P1	XCHG	AX,BX	93	D1	
DEC	SP	4C	D1	MOV	r,m	8A,X8	F3	RET	ws	C3	V3	XCHG	AX,SP	94	D1	
DEC	BP	4D	D1	MOV	rr	8B,X9	G3	RET	ii	ws	C3	W3	XCHG	AX,BP	95	D1
DEC	SI	4E	D1	MOV	mm,ii	C6,X0	Q1	RET	as	CB	X3	XCHG	AX,SI	96	D1	
DEC	DI	4F	D1	MOV	mm,ii	CT,X0	R1	RET	ii	as	CA	X3	XCHG	AX,DI	97	D1
				MOV	AL,i	80	A1									
DIV	r	F6,X6	X1	MOV	CL,i	81	A1					XLAT	byte	D7	V2	
DIV	rr	F6,X6	Y1	MOV	BL,i	82	A1	ROL	r,1	D0,X0	V1	XOR	r,r	30,X8	D1	
DIV	r	F7,X6	Z1	MOV	BL,i	83	A1	ROL	mm,1	D0,X0	V1	XOR	rr,rr	30,X8	E1	
DIV	mm	F7,X6	D4	MOV	CH,i	84	A1	ROL	rr,1	D1,X0	W1	XOR	m,r	31,X9	D1	
				MOV	AH,i	85	A1	ROL	mm,1	D1,X0	W1	XOR	mm,rr	31,X9	F1	
ESC	0,rr	D8,XN	P1	MOV	DH,i	86	A1	ROL	r,CL	D2,X0	S3	XOR	mm,rrr	31,X9	F1	
ESC	1,rr	D9,XN	P1	MOV	BH,i	87	A1	ROL	mm,CL	D2,X0	T3	XOR	r,m	32,X8	G1	
ESC	2,rr	DA,XN	P1	MOV	AX,ii	88	A1	ROL	rr,CL	D3,X0	S3	XOR	rr,m	33,X9	H1	
ESC	3,rr	DB,XN	P1	MOV	AX,ii	89	A1	ROL	mm,CL	D3,X0	E4	XOR	r,i	80,X6	A1	
ESC	4,rr	DC,XN	P1	MOV	DX,ii	BA	A1					XOR	m,i	80,X6	I1	
ESC	5,rr	DD,XN	P1	MOV	BX,ii	BB	A1	ROR	r,1	D0,X1	P1	XOR	rr,ii	81,X6	A1	
ESC	6,rr	DE,XN	P1	MOV	SP,ii	BC	A1	ROR	mm,1	D0,X1	V1	XOR	mm,ii	81,X6	J1	
ESC	7,rr	DF,XN	P1	MOV	BP,ii	BD	A1	ROR	rr,1	D1,X1	P1	XOR	rr,AL	34	A1	
ESC	0,mm	D8,XN	B2	MOV	SI,ii	BE	A1	ROR	mm,1	D1,X1	W1	XOR	AX,ii	35	A1	
ESC	1,mm	D9,XN	B2	MOV	DI,ii	BF	A1									
ESC	2,mm	DA,XN	B2	MOV	AL,aa	A0	L2	ROR	r,CL	D2,X1	T3					
ESC	3,mm	DB,XN	B2	MOV	AX,aa	A1	K2	ROR	rr,CL	D3,X1	S3					
ESC	4,mm	DC,XN	B2	MOV	aa											

## Cycle Codes

B1	A2	A3	unused
B1 40	11(15)	B3 12	
C1 63	B2 8(12)+	C3 12(16)	
D1 3	12+	16	
E1 16+	D2 101-112	D3 5:17	
F1 16(24)+	D2 107-118+	E3 5:19	
G1 9+	E2 165-184	F3 8+	
H1 9(13)+	F2 11+	G3 8(12)+	
I1 13+	G2 80-96	12+	
J1 17+	H2 86-104	H3 18	
I1 17(25)+	I2 128-154	I3 18(26)	
25+	J2 11(15)+	26	
K1 19	K2 10	J3 70-77	
L1 16	L2 10(14)	K3 76-83+	
20	M2 8	L3 81-133	
M1 21(25)+	N2 8(12)	M3 4+5N	
29+	12	N3 17(21)+	
N1 28	O2 52	O3 8	
36	72	12	
O1 37(45)+	P2 51	P3 16(20)+	
53+	71	24+	
P1 20	Q2 4:53	Q3 11	
Q1 10+	4:73	15	
R1 10(14)+	R2 32	R3 10	
14+	44	14	
S1 22	S2 4:16	S3 8+4N	
T1 22	T2 6:18	T3 20+4N	
23(30)	U2 15	U3 N/A	
U1 5	U2 15	V3 16	
V1 30+	W2 16(22)+	W3 20	
W1 15(23)+	22+	24	
23+	X2 24(32)+	X3 26	
X1 80-90	16(24)+	34	
Y1 86-96+	Y2 16(32)+	Y3 25	
Z1 144-162	24+	33	
	Z2 2+	Z3 15(19)	

### Second Byte Table

T	X	0	1	2	3	4	5	6	7	8	9	N
7	(BX+SI)	00	08	10	18	20	28	30	38			
8	(BX+DI)	01	09	11	19	21	29	31	39			
U	(BP+SI)	02	0A	12	1A	22	2A	32	3A			
7	(BP+DI)	03	0B	13	1B	23	2B	33	3B			
5	(SI)	04	0C	14	1C	24	2C	34	3C			
N	(DI)	05	0D	15	1D	25	2D	35	3D			
6	(dd)	06	0E	16	1E	26	2E	36	3E			
S	(BX)	07	0F	17	1F	27	2F	37	3F			
11	(BX+SI+rd)	40	48	50	58	60	68	70	78			
12	(BX+DI+rd)	41	49	51	59	61	69	71	79			
12	(BP+SI+rd)	42	4A	52	5A	62	6A	72	7A			
9	(BP+DI+rd)	43	4B	53	5B	63	6B	73	7B			
9	(SI+rd)	44	4C	54	5C	64	6C	74	7C			
9	(DI+rd)	45	4D	55	5D	65	6D	75	7D			
9	(BP+rd)	46	4E	56	5E	66	6E	76	7E			
9	(BX+rd)	47	4F	57	5F	67	6F	77	7F			
11	(BX+SI+dd)	80	88	90	98	A0	A8	B0	B8			
12	(BX+DI+dd)	81	89	91	99	A1	A9	B1	B9			
12	(BP+SI+dd)	82	8A	92	9A	A2	A4	B2	BA			
9	(BP+DI+dd)	83	8B	93	9B	A3	AB	B3	BB			
9	(SI+dd)	84	8C	94	9C	A4	AC	B4	BC			
9	(DI+dd)	85	8D	95	9D	A5	AD	B5	BD			
9	(BP+dd)	86	8E	96	9E	A6	AE	B6	BE			
9	(BX+dd)	87	8F	97	9F	A7	AF	B7	BF			
0	R AX or AL	C0	C8	D0	D8	E0	E8	F0	F8			
0	ECX or CL	C1	C9	D1	D9	E1	E9	F1	F9			
0	DX or DL	C2	CA	D2	DA	E2	EA	F2	FA			
0	BX or BL	C3	CB	D3	DB	E3	EB	F3	FB			
0	SP or AH	C4	CC	DC	DC	E4	EC	F4	FC			
0	BP or CH	C5	CD	D5	DD	E5	ED	F5	FD			
0	SI or DI	C6	CE	D6	DE	E6	EE	F6	FE			
0	DI or BH	C7	CF	DF	DF	E7	EF	F7	FF			

### Example

After reading "About the Tables", usage of the tables can be verified by assembly and disassembly of:

- |             |        |          |
|-------------|--------|----------|
| 1) 1406     | ADC    | AL,6     |
| 2) 09D1     | OR     | CX,DX    |
| 3) C6440708 | MOV    | (SI+7),6 |
| 4) D1C6     | ROL    | SI       |
| 5) D104     | LP ROL | (SI)     |
| 6) 72FC     | JC     | LP       |
| 7) D50A     | AAD    |          |

The following notes help avoid difficulty (when converting to hex) and correspond to the lines above:

- 1) Use "AL," - not "r,j"
- 2) Use "rr,r" - not "r,r". Read about Second Byte Table to convert X9.
- 3) Parentheses indicate mem ptr and form is "m,j". Form of first operand is "(SI+d)".
- 4) Use "SI" from reg part of section X.
- 5) Use "(SI)" from mem part of section X.
- 6) Read about "Relative Jumps".
- 7) Special case for disassembly.

## Hex and Decimal Conversion

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

## Memory Locations

00000 - 00003	Type 0 interrupt pointer for divide-error
00004 - 00007	Type 1 interrupt pointer for single-step
00008 - 00015	Type 2 interrupt pointer for Non-Mask
0000C - 0000F	Type 3 interrupt pointer for 1-byte inst
00010 - 00013	Type 4 interrupt pointer for INTO inst
00014 - 0007F	Type 5 thru 31 interrupt pointers reserved for Intel products
00080 - 003FF	Type 32 thru 255 available interrupt pointers (or general memory use)
00400 - FFFF	Main memory space
FFFF0 - FFFF	CPU jumps to code here upon Reset
FFFFC - FFFF	Reserved for Intel products

## ASCII

MSD	0	1	2	3	4	5	6	7
LSd	000	010	010	010	100	100	100	111
0	0000	NUL	DL	SP	@	P		
1	0000	SOL	DC	1				
2	0010	STX	DC	2	A	B	C	d
3	0011	ETX	DC	3	#	A	B	r
4	0100	EO	DC	4	C	D	E	u
5	0101	EN	NAK	%	%	%	%	%
6	0110	ACK	SYN	&	F	V	f	v
7	0111	BE	ETB		G	H	g	h
8	1000	BS	CAN	(	G	H	w	x
9	1001	ET	EM	)	9			
A	1010	LF	ESC		J	Z	j	z
B	1011	VT	SUB		K		k	
C	1100	FF	FS	<	L	M	l	m
D	1101	CR	GS		K	L	m	n
E	1110	SO	RS	>	N	O		
F	1111	SI	US	/	O			

**Unused**

DO NOT PLACE  
ON HOT SURFACE

Copyrighted and published by Micro Logic Corp., POB 174, Hackensack, NJ 07602. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyrighted. All rights reserved.

ALTHOUGH PREPARED WITH EXTREME CARE, THERE ARE NO WARRANTIES EXPRESSED OR IMPLIED AS TO MERCHANTABILITY OR FITNESS FOR PURPOSE.

**AUTHOR:**  
JAMES D. LEWIS